

Features

- Fast Read Access Time - 120 ns
- Dual Voltage Range Operation
 - Unregulated Battery Power Supply Range, 2.7V to 3.6V
 - or Standard 5V \pm 10% Supply Range
- Pin Compatible with JEDEC Standard AT27C4096
- Low Power CMOS Operation
 - 20 μ A max. (less than 1 μ A typical) Standby for $V_{CC} = 3.6V$
 - 36 mW max. Active at 5 MHz for $V_{CC} = 3.6V$
- JEDEC Standard Surface Mount Packages
 - 44-Lead PLCC
 - 40-Lead TSOP (10 x 14mm)
- High Reliability CMOS Technology
 - 2,000V ESD Protection
 - 200 mA Latchup Immunity
- Rapid™ Programming algorithm - 100 μ s/word (typical)
- CMOS and TTL Compatible Inputs and Outputs
 - JEDEC Standard for LVTTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description


The AT27BV4096 is a high performance, low power, low voltage 4,194,304-bit one-time programmable read only memory (OTP EPROM) organized as 256K by 16 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation. The by-16 organization makes this part ideal for portable and handheld 16 and 32 bit microprocessor based systems using either regulated or unregulated battery power.

(continued)

Pin Configurations


Pin Name	Function
A0 - A17	Addresses
O0 - O15	Outputs
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
NC	No Connect

Note: Both GND pins must be connected.



Note: PLCC package pins 1 and 23 are DON'T CONNECT.

TSOP Top View
Type 1



4-Megabit (256K x 16) Unregulated Battery-Voltage™ High-Speed OTP EPROM

AT27BV4096

Rev. 0640B-10/98



Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At $V_{CC} = 2.7V$, any word can be accessed in less than 120 ns. With a typical power dissipation of only 18 mW at 5 MHz and $V_{CC} = 3V$, the AT27BV4096 consumes less than one fifth the power of a standard 5V EPROM.

Standby mode supply current is typically less than 1 μA at 3V. The AT27BV4096 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV4096 is available in industry standard JEDEC-approved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.

The AT27BV4096 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0V$. At $V_{CC} = 2.7V$, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.


Atmel's AT27BV4096 has additional features to ensure high quality and efficient production use. The Rapid™ Pro-

gramming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs /word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV4096 programs exactly the same way as a standard 5V AT27C4096 and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground	-2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	\overline{CE}	\overline{OE}	Ai	V _{PP}	V _{CC}	Outputs
Read ⁽²⁾	V _{IL}	V _{IL}	Ai	X ⁽¹⁾	V _{CC} ⁽²⁾	D _{OUT}
Output Disable ⁽²⁾	X	V _{IH}	X	X	V _{CC} ⁽²⁾	High Z
Standby ⁽²⁾	V _{IH}	X	X	X ⁽⁵⁾	V _{CC} ⁽²⁾	High Z
Rapid Program ⁽³⁾	V _{IL}	V _{IH}	Ai	V _{PP}	V _{CC} ⁽³⁾	D _{IN}
PGM Verify ⁽³⁾	V _{IH}	V _{IL}	Ai	V _{PP}	V _{CC} ⁽³⁾	D _{OUT}
PGM Inhibit ⁽³⁾	V _{IH}	V _{IH}	X	V _{PP}	V _{CC} ⁽³⁾	High Z
Product Identification ⁽³⁾⁽⁵⁾	V _{IL}	V _{IL}	A9 = V _H ⁽⁴⁾ A0 = V _{IH} or V _{IL} A1 - A17 = V _{IL}	V _{CC}	V _{CC} ⁽³⁾	Identification Code

- Notes:
- X can be V_{IL} or V_{IH}.
 - Read, output disable, and standby modes require, 2.7V ≤ V_{CC} ≤ 3.6V, or 4.5V ≤ V_{CC} ≤ 5.5V.
 - Refer to Programming Characteristics. Programming modes require V_{CC} = 6.5V.
 - V_H = 12.0 ± 0.5V.
 - Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.



DC and AC Operating Conditions for Read Operation

		AT27BV4096-12	AT27BV4096-15
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		2.7V to 3.6V	2.7V to 3.6V
		5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V_{CC} = 2.7V to 3.6V					
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μA
		I _{SB2} (TTL), $\overline{CE} = 2.0$ to V _{CC} + 0.5V		100	μA
I _{CC}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA, $\overline{CE} = V_{IL}$, V _{CC} = 3.6V		10	mA
V _{IL}	Input Low Voltage	V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
		V _{CC} = 2.7 to 3.6V	-0.6	0.2 x V _{CC}	V
V _{IH}	Input High Voltage	V _{CC} = 3.0 to 3.6V	2.0	V _{CC} + 0.5	V
		V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.0 mA		0.4	V
		I _{OL} = 100 μA		0.2	V
		I _{OL} = 20 μA		0.1	V
V _{OH}	Output High Voltage	I _{OH} = -2.0 mA	2.4		V
		I _{OH} = -100 μA	V _{CC} - 0.2		V
		I _{OH} = -20 μA	V _{CC} - 0.1		V
V_{CC} = 4.5V to 5.5V					
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
		I _{SB2} (TTL), $\overline{CE} = 2.0$ to V _{CC} + 0.5V		1	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA, $\overline{CE} = V_{IL}$		40	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V


- Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}
 2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of I_{CC} and I_{PP}

AC Characteristics for Read Operation

$V_{CC} = 2.7V$ to $3.6V$ and $4.5V$ to $5.5V$


Symbol	Parameter	Condition	AT27BV4096-12		AT27BV4096-15		Units
			Min	Max	Min	Max	
$t_{ACC}^{(3)}$	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		120		150	ns
$t_{CE}^{(2)}$	\overline{CE} to Output Delay	$\overline{OE} = V_{IL}$		120		150	ns
$t_{OE}^{(2)(3)}$	\overline{OE} to Output Delay	$\overline{CE} = V_{IL}$		35		50	ns
$t_{DF}^{(4)(5)}$	\overline{OE} or \overline{CE} High to Output Float, whichever occurred first			30		40	ns
t_{OH}	Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurred first		0		0		ns

AC Waveforms for Read Operation⁽¹⁾




- Notes:
1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 2. \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
 3. \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the address is valid without impact on t_{ACC} .
 4. This parameter is only sampled and is not 100% tested.
 5. Output float is defined as the point when data is no longer driven.
 6. When reading a 27BV4096, a $0.1 \mu F$ capacitor is required across V_{CC} and ground to suppress spurious voltage transients.

Input Test Waveforms and Measurement Levels



Output Test Load



Note: CL = 100 pF including jig capacitance.


Pin Capacitance

$f = 1 \text{ MHz}$ $T = 25^\circ\text{C}^{(1)}$

Symbol	Typ	Max	Units	Conditions
C_{IN}	4	10	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms⁽¹⁾



- Notes:
1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH}.
 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
 3. When programming the AT27BV4096 a 0.1 μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

TA = 25 ± 5°C, V_{CC} = 6.5 ± 0.25V, V_{PP} = 13.0 ± 0.25V

Symbol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I _{LI}	Input Load Current	V _{IN} = V _{IL} , V _{IH}		±10	mA
V _{IL}	Input Low Level		-0.6	0.8	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA
I _{PP2}	V _{PP} Supply Current	CE = V _{IL}		30	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V



AC Programming Characteristics

TA = 25 ± 5°C, V_{CC} = 6.5 ± 0.25V, V_{PP} = 13.0 ± 0.25V

Symbol	Parameter	Test Conditions ⁽¹⁾	Limits		Units
			Min	Max	
t _{AS}	Address Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs
t _{CES}	\overline{CE} Setup Time		2		μs
t _{OES}	\overline{OE} Setup Time		2		μs
t _{DS}	Data Setup Time		2		μs
t _{AH}	Address Hold Time	Input Pulse Levels: 0.45V to 2.4V	0		μs
t _{DH}	Data Hold Time		2		μs
t _{DFP}	\overline{OE} High to Output Float Delay ⁽²⁾	Input Timing Reference Level: 0.8V to 2.0V	0	130	ns
t _{VPS}	V _{PP} Setup Time		2		μs
t _{VCS}	V _{CC} Setup Time		2		μs
t _{PW}	\overline{PGM} Program Pulse Width ⁽³⁾	Output Timing Reference Level: 0.8V to 2.0V	47.5	52.5	μs
t _{OE}	Data Valid from \overline{OE}			150	ns
t _{PRT}	V _{PP} Pulse Rise Time During Programming		50		ns

- Notes:
1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}
 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 3. Program Pulse width tolerance is 50 μsec ± 5%.

Atmel's 27BV4096 Integrated Product Identification Code⁽¹⁾


Codes	Pins										Hex Data
	A0	O15-O8	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device Type	1	0	1	1	1	1	0	1	0	0	00F4

- Note: 1. The AT27BV4096 has the same Product Identification Code as the AT27C4096. Both are programming compatible.

Rapid Programming Algorithm

A 50 μs $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μs $\overline{\text{CE}}$ pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μs pulses are applied with a verification after each

pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.






Ordering Information

t_{ACC} (ns)	I_{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
120	8	0.02	AT27BV4096-12JC AT27BV4096-12VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-12JI AT27BV4096-12VI	44J 40V	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV4096-15JC AT27BV4096-15VC	44J 40V	Commercial (0°C to 70°C)
	8	0.02	AT27BV4096-15JI AT27BV4096-15VI	44J 40V	Industrial (-40°C to 85°C)


Package Type	
44J	44-Lead, Plastic J-Leaded Chip Carrier (PLCC)
40V	40-Lead, Plastic Thin Small Outline Package (TSOP) 10 x 14 mm

Packaging Information

44J, 44-Lead. Plastic J-Leaded Chip Carrier (PLCC)
 Dimensions in Inches and (Millimeters)
 JEDEC STANDARD MS-018 AC



40V, 40-Lead. Plastic Thin Small Outline Package (TSOP)
 Dimensions in Millimeters and (Inches)
 JEDEC OUTLINE MO-142 CA





Atmel Headquarters

Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686677
FAX (44) 1276-686697

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road
Tsimshatsui East
Kowloon, Hong Kong
TEL (852) 27219778
FAX (852) 27221369

Japan

Atmel Japan K.K.
Tonetsu Shinkawa Bldg., 9F
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759

Atmel Rousset

Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4 42 53 60 00
FAX (33) 4 42 53 60 01

Fax-on-Demand

North America:
1-(800) 292-8635
International:
1-(408) 441-0732

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

BBS

1-(408) 436-4309

© Atmel Corporation 1998.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's website. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.



Printed on recycled paper.

0640B-10/98/xM